

"Clean Copy" of Claims per Amendment "A"

Sub B4

5 1. (Once Amended) In a television receiver having a line scanned video display, a method for reducing the visual effects of an artifact in a line scan portion of said video display,

10 said artifact being attributable to a periodic signal within the video pass band, and being leaked to a video processing path of a video circuit in said receiver via stray electrostatic/capacitance coupling, the line scan having frequency of  $f_h$ , comprising the steps of:  
selecting the frequency of the periodic signal, and  
predetermining the frequency of the periodic signal to be an odd harmonic of  $f_h/2$ .

15 2. (Once Amended) The method of claim 1 wherein the periodic signal is a clock signal coupled via said stray electrostatic/capacitance coupling to said video circuit.

20 3. (Once Amended) The method of claim 2 wherein the stray electrostatically/capacitively coupled clock signal is an FM modulating signal of a spread spectrum clock.

25 4. (Once Amended) The method of claim 2 wherein the stray electrostatically/capacitively coupled clock signal is a carrier signal of a spread spectrum clock.

5. (Once Amended) The method of claim 1 wherein  $f_h$  is the NTSC standard horizontal scan frequency of 15,734.26573 Hz and the predetermined fundamental frequency of the periodic signal that is

A' cont'd

coupled by said stray electrostatic/capacitance coupling is approximately 36.336 KHz (2.5 multiplied by  $f_h$ ).

5 6. (Once Amended) The method of claim 5 wherein the predetermined fundamental frequency of the periodic signal that is coupled by said stray electrostatic/capacitance coupling is rounded up or rounded down to an integral number.

10 7. (Once Amended) The method of claim 1 wherein the predetermined fundamental frequency of the periodic signal that is coupled by said stray electrostatic/capacitance coupling is one of rounded up and rounded down to an integral number.

15 8. (Once Amended) The method of claim 2 wherein the video circuit, and the stray electrostatically/capacitively coupled periodic signal are included within an integrated circuit having an underlying substrate of semiconductor material.

20 9. The method of claim 8 wherein the stray electrostatically/capacitively coupling to said video circuit is via respective capacitances coupled to the underlying substrate of said integrated circuit.

25 10. (Once Amended) The method of claim 1 wherein the periodic signal is a spread spectrum clock signal coupled via said stray electrostatic/capacitance coupling to said video circuit.

11. (Once Amended) The method of claim 10 wherein the video circuit, and the stray electrostatically/capacitively coupled periodic

A1  
cancel.

A2  
cont'd

signal are included within a monolithic integrated circuit having an underlying substrate of semiconductor material.

12. (Once Amended) The method of claim 11 wherein the stray  
5 electrostatic coupling is via capacitances to one of the underlying substrate and between component parts of said monolithic integrated circuit.

13. (Once Amended) In a television receiver having a line  
10 scanned video display, apparatus for reducing the visual effects of an artifact in a line scan portion of said video display,

*A2 could*  
said artifact being attributable to a periodic signal within the video pass band, and being leaked to a video processing path of a video circuit in said receiver via stray electrostatic/capacitance  
15 coupling, the line scan having a frequency of  $f_h$ , comprising:  
means for selecting the frequency of the periodic signal, and  
means for predetermining the frequency of the periodic signal to be and odd harmonic of  $f_h/2$ .

20 14. (Once Amended) The apparatus of claim 13 wherein the periodic signal is a clock signal coupled via said stray electrostatic/capacitance coupling to said video circuit.

25 15. (Once Amended) The apparatus of claim 14 wherein the stray electrostatically/capacitively coupled clock signal is an FM modulating signal of a spread spectrum clock.

16. (Once Amended) The apparatus of claim 14 wherein the stray electrostatically/capacitively coupled clock signal is a carrier signal of a spread spectrum clock.

5 17. (Once Amended) The apparatus of claim 13 wherein  $f_h$  is the NTSC standard horizontal scan frequency of 15,734.26573 Hz and the predetermined fundamental frequency of the periodic signal that is coupled by said stray electrostatic/capacitance coupling is approximately 36.336 KHz (2.5 multiplied by  $f_h$ ).

10

18. (Once Amended) The apparatus of claim 17 wherein the predetermined fundamental frequency of the periodic signal that is coupled by said stray electrostatic/capacitance coupling is rounded up or rounded down to an integral number.

15

19. (Once Amended) The apparatus of claim 13 wherein the predetermined fundamental frequency of the periodic signal that is coupled by said stray electrostatic/capacitance coupling is one of rounded up and rounded down to an integral number.

20

20. (Once Amended) The apparatus of claim 14 wherein the video circuit, and the stray electrostatically/capacitively coupled periodic signal are included within an integrated circuit having an underlying substrate of semiconductor material.

25

21. (Once Amended) The apparatus of claim 20 wherein the stray electrostatically/capacitively coupling to said video circuit is via respective capacitances coupled to the underlying substrate of said integrated circuit.

A2  
cont'd

22. (Once Amended) The apparatus of claim 13 wherein the periodic signal is a spread spectrum clock signal coupled via said stray electrostatic/capacitance coupling to said video circuit.

5

23. (Once Amended) The apparatus of claim 22 wherein the video circuit, and the stray electrostatically/capacitively coupled periodic signal are included within a monolithic integrated circuit having an underlying substrate of semiconductor material.

10

24. (Once Amended) The apparatus of claim 23 wherein the stray electrostatic coupling is via capacitances to one of the underlying substrate and between component parts of said monolithic integrated circuit.

15

A2  
concl.